cpu-architecture

cpu-architecture

Understand CPU utilisation with image preprocessing applications

Pointer based vs value based register renaming [closed]

Relation between CPI and number of execution units when looking at SIMD intrinsics [duplicate]

D Flip Flop problem. inputs: A, B, clock outputs: Q

What is an instruction profile?

Why is 8086 control bus 4 bits?

Can float16 data type save compute cycles while computing transcendental functions?

manipulation of processor speed without changing the processor

Orthogonality of Instruction Set Architecture

How do I find the Cache Block Address when I am given Memory Block Address and the Number of Blocks and they type of Associate Cache?

Why there are many instructions with zero destination that not affectting the hardware in RISC-V ISA?

In Nand2Tetris course, what are the virtual machine commands that access the screen or keyboard memory maps?

difference between ISA and IS [duplicate]

Which criteria is having lower and higher values for CISC and RISC?

Adjacent instructions with data dependencies do not block each other?

How to understand the physical address in this example?

Little Endian in Instruction

Why are the hex numbers for big endian different than little endian?

How ID stage reads the data just being writen? [duplicate]

Why are registers restrained about the number of registers?

Why are bitwise boolean and shift operations called logical operations in CPU architecture?

Does storing false bool values cost less electrical energy?

Memory blocks and tags

How to write ALU control lines?

What are buffers used for in the construction of the D latch?

Why does SIMD have single data instructions when it's called SIMD?

Do memory instructions pass through the load-store queue and issue queue in the microarchitecture

I want to find the expexted hazards until CC7(clock cycle 7) with appropriate reasons and solution

Why the stack pointer is special in the register file?

Shortcomings of cache coherence alternative

What is char size in a computer architecture?

Out of Order Execution, How to Solve True Dependency?

Why place of Mem[MA] in MB then copy from MB to IR rather than going straight from Mem[MA] to IR?

Do any common computers use big endian encoding?

Why is the value for the instruction register 1106 for the load One instruction?

A question about Interrupt cycle FGI and FGO flipflops conditions - Basic Computer Organization and design

How to write a local branch predictor?

How is load->store reordering possible with in-order commit -- follow up

Why memory accesses per instruction = 1+loads/stores?

How to design memory map (physical RAM and ROM address bus connections) for 8086 microprocessor?

CPU L1/L2 cache size over the years

Why is this question worded like this regarding main memory?

What is the difference between temporary register($t) and stack pointer($sp)

How does 1 address line give you 2 bytes of data? [closed]

Is the RISC V source code available to the public (Where is the source code?) [closed]

What is the purpose of the CIR if I have the MDR in Von Neumann Architecture?

reorder buffer problem (computer architecture Udacity course)

Can gem5 only simulate executable binary? How to run full system gem5 simulation

Division by zero in processor [closed]

Determine the value of data paths from a given instruction

number of misses in spatial locality

If the PC register is simultaneously read and written, does its read data contain the previous data or the newly-written data?

How can a connection between one gate input with mutiple outputs of other gates causes circuit memory?

What is the typical DRAM row buffer size? How to find it?

Do instruction sets like x86 get updated? If so, how is backwards compatibility guaranteed?

How do weak ISAs resolve WAW memory hazards using the store buffer?

Accumulator - Read and Write simultaneously

How many clock cycles do the stages of a simple 5 stage processor take?

Analogy between 2 CPU having same Instruction Set Architecture (ISA) [closed]

Determining number of cache misses for in-place reversal of an array, on a 2-way associative cache

page:1 of 5 next page main page

Categories

recursive-query

elevated-privileges

variable-assignment

js-scrollintoview

ansible-inventory

change-notification

uiautomatorviewer

django-simple-history

json-rules-engine

pointer-to-member

django-two-factor-auth

angular-http-interceptors

android-cardview

complex-data-types

dividebyzeroexception

android-sensors

android-jobscheduler

openshift-client-tools

elasticsearch-jest

android-2.3-gingerbread

Resources